abdelazeem201

Languages

11 total

Language	Repos	Stars	Global	Country	Locality
all	57	622	73,347	179	92
Verilog	24	525	57	1	1
unknown	11	25	73,149	151	76
Tcl	5	21	303	1	1
VHDL	7	20	486	1	1
MATLAB	3	12	10,572	17	13
C	2	9	67,593	162	81
Shell	1	3	115,033	346	177
Assembly	1	3	9,014	29	13
TeX	1	2	26,402	82	35
SystemVerilog	1	1	3,237	2	1
HCL	1	1	23,514	82	49

Repos

57 total

Repo	Language	Stars	Rank
ASIC-Design-Roadmap	Verilog	228	116
Systolic-array-implementation-in-RTL-for-TPU	Verilog	139	197
Design-and-ASIC-Implementation-of-32-Point-FFT-Processor	Verilog	33	857
Introduction-to-System-on-Chip-Design-Online-Course	Verilog	18	1,512
Cadence-RTL-to-GDSII-Flow	Verilog	18	1,491
ASIC-implementation-of-AES	Verilog	17	1,583
SoC-Implementation-of-OpenMSP430-Microcontroller	Verilog	13	1,992
ORCA	Verilog	12	2,115
ASIC-Implementation-UART	Verilog	10	2,548
ICC2_scripts	Tcl	9	610

Badges

Get your badge to use on GitHub or websites using the code below

Global Country Locality

Global

Displays global rankings for all languages plus top two languages by stars

<a href="https://stardev.io/developers/abdelazeem201"><img alt="Check out abdelazeem201's profile on stardev.io" src="https://stardev.io/developers/abdelazeem201/badge/languages/global.svg" /></a>

Preview

Country

Displays country rankings for all languages plus top two languages by stars

<a href="https://stardev.io/developers/abdelazeem201"><img alt="Check out abdelazeem201's profile on stardev.io" src="https://stardev.io/developers/abdelazeem201/badge/languages/country.svg" /></a>

Preview

Locality

Displays locality rankings for all languages plus top two languages by stars

<a href="https://stardev.io/developers/abdelazeem201"><img alt="Check out abdelazeem201's profile on stardev.io" src="https://stardev.io/developers/abdelazeem201/badge/languages/locality.svg" /></a>

Preview

Last updated: 2024-09-27T02:50:48.698533316Z Re-sync