SystemVerilog

languages / SystemVerilog
7,210Developers

Top ranked

RankDeveloperReposStars
1gravatar for pulp-platformpulp-platform1092,474
2gravatar for WangXuan95WangXuan95211,418
3gravatar for hdl-utilhdl-util10885
4gravatar for rsd-develrsd-devel1742
5gravatar for trivialmipstrivialmips2613
6gravatar for VerificationExcellenceVerificationExcellence3568
7gravatar for hwaynehwayne1540
8gravatar for projfprojf1392
9gravatar for facebookresearchfacebookresearch1372
10gravatar for ufriskufrisk1365
10,511Repos

Top ranked

RankRepoStarsDeveloper
hdl-util/hdmi on Github1hdmi803hdl-util
rsd-devel/rsd on Github2rsd742rsd-devel
pulp-platform/axi on Github3axi613pulp-platform
hwayne/lets-prove-leftpad on Github4lets-prove-leftpad540hwayne
trivialmips/nontrivial-mips on Github5nontrivial-mips526trivialmips
projf/projf-explore on Github6projf-explore392projf
facebookresearch/deepfloat on Github7deepfloat372facebookresearch
ufrisk/pcileech-fpga on Github8pcileech-fpga365ufrisk
raysalemi/uvmprimer on Github9uvmprimer333raysalemi
hughperkins/VeriGPU on Github10VeriGPU308hughperkins
356Topics

Most popular

TopicReposStars
fpga642,737
verilog491,817
risc-v22854
cpucore1783
hdmi2773
dvi2773
axi44698
riscv32imfc1625
riscv18624
mips7622