SystemVerilog

languages / SystemVerilog
6,589Developers

Top ranked

RankDeveloperReposStars
1gravatar for pulp-platformpulp-platform1062,184
2gravatar for WangXuan95WangXuan95201,110
3gravatar for hdl-utilhdl-util10831
4gravatar for rsd-develrsd-devel1703
5gravatar for trivialmipstrivialmips2600
6gravatar for VerificationExcellenceVerificationExcellence3538
7gravatar for hwaynehwayne1486
8gravatar for facebookresearchfacebookresearch1367
9gravatar for projfprojf1342
10gravatar for ufriskufrisk1335
9,662Repos

Top ranked

RankRepoStarsDeveloper
hdl-util/hdmi on Github1hdmi755hdl-util
rsd-devel/rsd on Github2rsd703rsd-devel
pulp-platform/axi on Github3axi537pulp-platform
trivialmips/nontrivial-mips on Github4nontrivial-mips514trivialmips
hwayne/lets-prove-leftpad on Github5lets-prove-leftpad486hwayne
facebookresearch/deepfloat on Github6deepfloat367facebookresearch
projf/projf-explore on Github7projf-explore342projf
ufrisk/pcileech-fpga on Github8pcileech-fpga335ufrisk
raysalemi/uvmprimer on Github9uvmprimer308raysalemi
VerificationExcellence/SystemVerilogReference on Github10SystemVerilogReference282VerificationExcellence
346Topics

Most popular

TopicReposStars
fpga592,465
verilog471,725
risc-v22831
cpucore1783
hdmi2758
dvi2758
axi44677
riscv32imfc1625
mips8620
riscv17602