Top Verilog repos

languages / Verilog / global

77,232 repos

«1...345...7,724»
RankRepoStarsDeveloper
lvyufeng/step_into_mips on Github31step_into_mips733lvyufeng
ultraembedded/cores on Github32cores681ultraembedded
xiaop1/Verilog-Practice on Github33Verilog-Practice675xiaop1
open-sdr/openwifi-hw on Github34openwifi-hw673open-sdr
antonblanchard/microwatt on Github35microwatt653antonblanchard
Wren6991/Hazard3 on Github36Hazard3624Wren6991
sergeykhbr/riscv_vhdl on Github37riscv_vhdl619sergeykhbr
rejunity/z80-open-silicon on Github38z80-open-silicon598rejunity
danielholanda/LeFlow on Github39LeFlow575danielholanda
SymbioticEDA/riscv-formal on Github40riscv-formal572SymbioticEDA