Top SystemVerilog repos

languages / SystemVerilog / global

16,633 repos

«123...1,664»
RankRepoStarsDeveloper
chipsalliance/Cores-VeeR-EH1 on Github11Cores-VeeR-EH1774chipsalliance
hwayne/lets-prove-leftpad on Github12lets-prove-leftpad615hwayne
lowRISC/lowrisc-chip on Github13lowrisc-chip584lowRISC
hughperkins/VeriGPU on Github14VeriGPU581hughperkins
trivialmips/nontrivial-mips on Github15nontrivial-mips553trivialmips
black-parrot/black-parrot on Github16black-parrot525black-parrot
projf/projf-explore on Github17projf-explore516projf
bespoke-silicon-group/basejump_stl on Github18basejump_stl448bespoke-silicon-group
pulp-platform/common_cells on Github19common_cells434pulp-platform
raysalemi/uvmprimer on Github20uvmprimer431raysalemi